Position: Design Engineer, DPD IP

Location: FINLAND, Oulu

Nokia is a global leader in the technologies that connect people and things, with state-of-the-art software, hardware and services for any type of network, Nokia is uniquely positioned to help communication service providers, governments, and large enterprises deliver on the promise of 5G, the Cloud and the Internet of Things. Serving customers in over 100 countries, our research scientists and engineers continue to invent and accelerate new technologies that will increasingly transform the way people and things communicate and connect.

With the collaboration of EURES Portugal & Finland, Nokia Solutions and Networks Oy is looking for a verification Engineer to SoC DU organization interested in RTL design and verification activities in 5G RF PA Digital Pre-Distortion (DPD) area.

Your role

Depending on your skills, capacity and willingness to take responsibility the role can be tailored to fit you. There is always a path to extend the role to highly valued expert or technical lead role in the future.

An ASIC Design Engineer creates specifications, implements RTL by using VHDL/Verilog, simulates the design and documents the implementation.

Main assignments

- Preparing preliminary synthesis for re-usable IP blocks
- Converge algorithm system model to HW reference model for verification purposes
- Preparation and review of related design and verification documents and review of functional and design specification for SoC/IP
- Development of RTL verification environment or using available environment
- Test case development, running regressions and debugging
- Preparing and reviewing System-on-Chip development documentations
- Cooperating with system engineers, HW/SW development, silicon suppliers and other relevant functions to solve technical issues for quality.
- Supporting other RTL verification, integration and prototyping teams
- Support to HW/SW bring-up and debug

Required profile

- Master Degree in Engineering or equivalent
- Over 5 years work experience (however, junior specialists are also welcome to apply)
- Good understanding of digital signal processing and related mathematics
- Familiar with SystemVerilog and VHDL/Verilog, coding and verification experience
- Knowledge of SoC (ASIC/FPGA/low level SW) design and verification tools
- Knowledge of modelling tools and methods (Matlab, Simulink, C)
- Basic understanding of cellular networks and 2G, 3G, LTE and 5G technology
- Fluent spoken and written English

The company offers

- Contract duration over 12 months (permanent)
- Salary according to agreement
- For Senior Consultants a relocation package is possible

How to apply: https://aluperf.referrals.selectminds.com/jobs/design-engineer-dpd-ip-63469


Please contact and give knowledge of your application to EURES Portugal at the attention of Nidia Figueiredo @ euresPToutgoing@iefp.pt